



(Continued)

Ė		`				
3	db	27h, 00h	;ADCINC12_1_CounterCR0			
-	, dp	25h, 00h	;ADCINC12_1_CounterDR1			
•	db	26h, 00h	;ADCINC12_1 CounterDR2			
	; Instance name ADCINC12_1, Block Name TMR(DBA00)					
	db	23h, 00h	;ADCINC12_1_TimerCR0			
	db	21h, 00h	;ADCINC12_1_TimerDR1			
	db	22h, 00h	;ADCINC12 1 TimerDR2			
	; Instance name Counter16	_1, User Module Cou	unter16			
	; instance name Counte	r16_1, Block Name (CNTR16_LSB(DBA02)			
	db	2bh, 00h	;Counter16_1_CONTROL_LSB_REG			
	db	29h, 80h	;Counter16_1_PERIOD_LSB_REG			
	db	2ah, 64h	Counter16 1 COMPARE LSB REG			
ì	Instance name Counter	r16_1, Block Name C	NTR16_MSB(DBA03)			
	db	2fh, 00h	;Counter16_1_CONTROL_MSB_REG			
	db	2dh, 00h	;Counter16_1_PERIOD_MSB_REG			
	db	2eh, 00h	;Counter16_1_COMPARE_MSB_REG			
;	Instance name DAC8_1, U					
;	; Instance name DAC8_1, Block Name LSB(ASB11)					
;	Instance name DAC8_1	, Block Name MSB(ASA21)			
;	Instance name INSAMP_1	, User Module INSAM	MP			
;	; Instance name INSAMP_1, Block Name INV(ACA01)					
:	; Instance name INSAMP_1, Block Name NON_INV(ACA00)					
;	Instance name INSAMP_2	, User Module INSAN	MP .			
;	; Instance name INSAMP_2, Block Name INV(ACA03)					
;	Instance name INSAMP	_2, Block Name NOI	N_INV(ACA02)			
;	Instance name PWM16_1,	User Module PWM1	6			
:	Instance name PWM16	_1, Block Name PWA	M16 LSB(DCA04)			
	db	33h, 00h	;PWM16_1_CONTROL_LSB_REG			
	db	31h, 37h	;PWM16_1_PERIOD_LSB_REG			
	db	32h, 64h	:PWM16_1_PWDITH_LSB_REG			
;	Instance name PWM16	_1, Block Name PWN	M16 MSB(DCA05)			
	db	37h, 00h	;PWM16_1_CONTROL_MSB_REG			
	db	35h, 00h	;PWM16_1_PERIOD_MSB_REG			
	db	36h, 00h	;PWM16_1_PWDITH_MSG_REG			
:	Instance name UART_1, Us	ser Module UART	, wwwi.z. vvbiiii_wod_nzd			
;	Instance name UART_1,	, Block Name RX(DC	:A07)			
	db	3fh, 00h	;UART_1_RX_CONTROL_REG			
	db	3dh, 00h	;UART_1_			
	db	3eh, 00h	;UART_1_RX_BUFFER_REG			
	Instance name UART_1,		A06)			
	db	3bh, 00h	;UART_1_TX_CONTROL_REG			
	db	39h, 00h	;UART_1_TX_BUFFER_REG			
	db	3ah, 00h	;UART_1_			
	db	ffh				

; Sod Configuration file trailer Good Config.asm

RECEIVED

JAN-9 2004

TECHNOLOGY CENTER 2800

'SoਊConfig.asm

This file is generated by the Device Editor on Application Generation. ; It contains code which loads the configuration data table generated in ; the file SoconfigTBL.asm

export LoadConfigInit export _LoadConfigInit export LoadConfig_project export _LoadConfig_project

FLAG_CFG_MASK:

equ 10h

;M8C flag register REG address bit

mask

END_CONFIG_TABLE:

ffh

;end of config table indicator

TECHNOLOGY CENTER:2800

_LoadConfigInit:

LoadConfigInit:

Icall LoadConfig_project

equ

ret

; Load Configuration project

_LoadConfig_project:

LoadConfig_project:

or

F, FLAG_CFG_MASK

;set for

bank 1

mov

A, >LoadConfigTBL_project_Bank1 ;load bank 1 table

mov

X, <LoadConfigTBL_project_Bank1

call

LoadConfig

;load the

bank 1 values

and

F,~FLAG_CFG_MASK

;switch

to bank 0

mov

A, >LoadConfigTBL_project_Bank0 ;load bank 0 table

mov call

X, <LoadConfigTBL_project_Bank0 LoadConfig

bank 0 values

ret

;load the

; LoadConfig

; This function is not exported. It assumes that the address of the table

; to be loaded is contained in the X and A registers as if a romx instruction

Fig. 8A

BEST AVAILABLE COPY

7		
ଜଥି	覧	
W	**************	
	***************	mov reg[ADCINC12_1_AtoDcr3],A
JEN.	;; ADCINC12.asm	ret
	;; Assembler source for the 12 bit Incremential	,,
	;A/D converter.	;; Stop:
		;; SetPower:
	***************************	;; Removes power from the module's analog
	***	:: Psodblock. Programmable system
	. 11	;; INPUTS: None.
	gyport ADCINIC40 4 Charl	;; OUTPUTS: None.
	export ADCINC12_1_Start	***************************************
	export_ADCINC12_1_Start	ADCINC12_1_Stop:
	export ADCINC12_1_SetPower	_ADCINC12_1_Stop:
	export _ADCINC12_1_SetPower	and reg[ADCINC12_1_AtoDcr3], ~03h
	export ADCINC12_1_Stop	ret
	export_ADCINC12_1_Stop	
	export ADCINC12_1_GetSamples	12
	export _ADCINC12_1_GetSamples	;; Get_Samples:
	export ADCINC12_1_StopAD	;; SetPower:
	export_ADCINC12_1_StopAD	;; Starts the A/D convertor and will place data is
	export ADCINC12_1_flsData	;;memory. A flag
	export_ADCINC12_1_fisData	;; is set whenever a new data value is availab
	export ADCINC12_1_iGetData	;; INPUTS: A passes the number of samples to
	export_ADCINC12_1_iGetData	;;is continous).
	export ADCINC12_1_ClearFlag	;; OUTPUTS: None.
	export_ADCINC12_1_ClearFlag	0.00
	include "ADCINC12_1.inc"	ADCINC12_1_GetSamples:
	include "m8c.inc"	
	meda mount	mov [ADCINC12_1_blncrC],A ;number
	LowByte: equ 1	;of samples
	HighByte: equ 0	or reg[INT_MSK1],(ADCINC12_1_TimerMask
		ADCINC12_1_CounterMask)
		;Enable both interrupts
:	-	mov [ADCINC12_1_cTimerU],0 ;Force the
:	; Start:	;Timer to do one cycle of rest
:	; SetPower:	or reg[ADCINC12_1_AtoDcr3],10h ;force the
:	; Applies power setting to the module's analog	;Integrator into reset
:	:PSodblock. Programable system	mov [ADCINC12_1_cCounterU],ffh ;Initialize
:	; INPUTS: A contians the power setting	;Counter
:	; OUTPUTS: None.	
:	;	mov reg[ADCINC12_1_TimerDR1],ffh
,	ADCINC12_1_Start:	mov reg[ADCINC12_1_CounterDR1],ffh
	ADCINC12_1_Start:	mov reg[ADCINC12_1_TimerCR0],01h ;enable
	ADCINC12_1_SetPower:	;the Timer
	ADCINC12_1_SetPower:	mov [ADCINC12_1_finer],00h ;A/D Data
-	and A,03h	;Ready Flag is reset
	or A,f0h	ret




Fig. 13A



1350

1352 1 1353

set ply Monitor A00 A01	ot Name Type Fixed Fixed
ply Monitor A00	Fixed
100	Fixed
	₽SeC [®] Block
	PSo€ ^r Block
02	PSo6 Block
.03	- Soe Block
.04	PSo€ ^t Block
05	PSeG Block
06	PSoC [®] Block
07	PSo6 Block
g Column 0	PSo€ Block
9 Column 0	PSo6 Block
g Column 1	PSoG Block
g Column 2	PSoC Block
g Column 3	PC C DIOCK
	PSoc Block
	Fixed Fixed
;	y Column 3 Timer

Programmable System

Fig. 13B

TECHNOLOGY CENTER 2800